

A6 base address of OT, receive objects & locals
 A5 Address of Home Label Context
 A4 IP (address of next byte code)
 A3 CSP (address of top of context stack)
 A2
 A1
 A0

~~D7 Stack pointer (word offset from A5)~~
 D6 Restart offset address
 D5 receive address oop?
 D4 Method Base Addr (literal access)
 D3
 D2
 D1
 D0

Global Variables
 Active Context : oop
 Active Context Base : address
 Method : oop
 Method Base : address

Byte code Dispatch

Table of 32-bit addresses (16 bytes)

CycleHead: ; process next byte code

4+1 MOVEQ #0, D0
 8+2 MOVE.B (IP)+, D0 ; fetch next byte code
 4+1 ADD.W D0, D0 } LSL.W #2, D0 ; 10+1
 4+1 AND.W D0, D0 } ; convert byte code to long word offset
 18+4 ~~MOVE~~ TABLE(PC, D0.W), A0
 8+2 JMP A0
46+11 or 48+10 if shift

CycleHead:

Table of 16-bit offsets (5 bytes)

4+1 MOVE Q #, D0
 8+2 MOVE.B (IP)+, D0
 4+1 ADD.W D0, D0
 14+3 MOVE.W TABLE(PC, D0.W), D0
 14+3 JMP $\phi(PC, D0)$
44+10

4+1 MOVE Q #0, D0

Table of BRA's (5 bytes)

8+2 MOVE.B (IP)+, D0
 4+1 ADD.W D0, D0
 4+1 AND.W D0, D0
 14+3 JMP TABLE(PC, D0.W)

~~10+2~~
 entry
 44+10

BRA.L n
 or 46+9

2
 16 bytes / byte code

No labels
 16 bytes / byte code


4 + 1	MOVEQ	#0, D0
8 + 2	MOVE.B	(IP)+, D0
16 + 1	LSL.W	#5, D0
14 + 3	JMP	bytecodes (SP, D0.W)
<u>42</u> + 7		

possible byte code sequencing

4	MOVE.W	n(Home), D0
4	CWTDUP	D0
4	ADDQ	#2, CCR
4	CWTDOWN	from top
2	MOVE.W	D0, (CCR)
4	JMP	0(A0, D0)
<u>20</u>		

Table of 16 bit (15) absolute addresses

4 + 1	MOVEQ	#0, D0
8 + 2	MOVE.B	(IP)+, D0
4 + 1	AND.W	D0, D0
14 + 3	MOVE.W	TABLE(PC, D0.W), A0
8 + 2	JMP	(A0)



8	MOVE.W	#(Table div 2), D0
8	MOVE.B	(IP)+, n0
	ADD.W	D0, D0
	MOVEA.W	D0, A0
	MOVE.W	(A0), A0
	JMP	(A0)

Next interpreter cycle alternatives:

Addr Top of loop on stack
 RTS $16 + 4$
 Restore TOS: PFA $16 + 2 + 2$
 change TOS to indicate asynchronous event

~~32 + 6 + 2~~

Addr Top of loop on Register
 JMP (Areg) $8 + 2$
 don't need to restore
 change register to indicate event

$8 + 2$

Addr of routine in global
 MWEAL ; JMP () $16 + 4$
 don't need to restore $8 + 2$
 change label for next

$24 + 6$

BRA to Loop, test before
 TST B
 Bcc

Data Register contains Displacement of Loop from OT Base
 JMP $\Phi(A6, Dx)$

$10 + 2$
 $12 + 3$
 $8 + 1$
 $30 + 6$
 $14 + 3$

~~with mod. code doesn't need register~~

BRA to loop
 Loop head is jmp or BRA to interrupt

$10 + 2$
 $4 + 1$

push Inst Var (n)

define (push Inst Var, [
ldinst \$1:

trace1or2 ('Push Receive Instance Variable \$1)

trace_forth_pointer_of_Object -- (receiverOp, \$1)

MOVEA.L receiver Reg, Aφ

MOVE.W \$1*2, Dφ

increase References (Aφ)

Addr := #2, CSP

decrease References ((CSP))

MOVE.W Dφ, (CSP)

Next Cycle

])

push InstVar (n)

ldinst \$1:

trace1or2 (Push Receiver Instance Variable 1\$)

MOVE A, L receiver Reg, Aφ

move.w \$1 * 2 + 4 (Aφ), Dφ ; get instance Var

trace-fetchpointer (receiverOp, \$1)

~~move~~ #φ, D1

BTST #φ, Dφ
BEQ.S 1\$

move.w Dφ, D1

ADD.W D1, D1

ADDQ.B #upcount, φ(OTbase, D1.L)

BVC.S 1\$

MOVE.B #hi count, φ(OTbase, D1.L)

ANDq #2, CSP

MOVE.W (CSP), D1

BTST #φ, D1

BEQ.S 2\$

ADDW D1, D1

SUB.Q.B #down count, φ(OTbase, D1.L)

BVC.S 2\$

MOVE.B #hi count, φ(OTbase, D1.L)

MOVE.W Dφ, (CSP)

trace-Push (Dφ)

Next Cycle

The main loop

execute Loop:

```
MOVEQ    #0, D0
MOVE.B   (IP)+, D0 ; get next byte code
ADD.W    D0, D0    ; convert to word offset
MOVE.W   ByteCodeDispatch(PC, D0.W), A0
JMP      (A0)
```

Byte Code Dispatch Table

```
ByteCode(0, ldinst 0)
ByteCode(1, ldinst 1)
ByteCode(2, ldinst 2)
...
```

```
ByteCode(15, ldinst 15)
ByteCode(16, ldtemp 0)
...
```

```
ByteCode(31, ldtemp 15)
ByteCode(32, ldlit 0)
...
```

```
ByteCode(63, ldlit 31)
ByteCode(64, ldliti 0)
...
```

```
ByteCode(95, ldliti 31)
```

* 1 inst ϕ : 4 + 4 move A.1
 * 12 + 3 move.w

receiver Addr, $A\phi$
 4 ($A\phi$), $D\phi$; inst var value

* 8 + 2 BTst # ϕ , $D\phi$
 * 10 + 2 BEQ.S #
 * 4 + 1 MOVE q # ϕ , $D1$
 * 4 + 1 MOVE.W $D\phi$, $D1$
 * 4 + 1 ADD.W $D1$, $D1$
 * 18 + 2 + 1 ADDQ.B # up count, ϕ (OTbase, $D1$, 1)
 * 10 + 2 BVC.S #
 * 18 + 3 + 1 MOVE.B # hi count, ϕ (OTbase, $D1$, 1)
 * 8 + 1 Addq # 2, CSP
 * 8 + 2 MOVE.W (CSP), $D1$
 * 8 + 2 BTst # ϕ , $D1$
 * 10 + 2 BEQ.S #
 * 4 + 1 ADD.W $D1$, $D1$
 * 18 + 2 + 1 SUBQ.B # down count, ϕ (OTbase, $D1$, 1)
 * 10 + 2 BVC > #
 * 18 + 3 + 1 MOVE.B # hi count, ϕ (OTbase, $D1$, 1)
 * 8 + 1 + 1 MOVE.W $D\phi$, (CSP)
 Next Cycle